

**REDUCING CONDUCTION LOSS WITH CLAMPING METHOD IN  
PERMISSIVE PHASE****D.Sumathi<sup>1</sup>, M.Sankar Babu<sup>2</sup>**

<sup>1</sup>Mtech Student, Dept of PE&ED, Priyadarshini Institute of Technology, Kanuparthipadu,  
Nellore, Andhra Pradesh, India

<sup>2</sup>Assistant Professor, Dept of EEE, Priyadarshini Institute of Technology , Kanuparthipadu,  
Nellore, Andhra Pradesh, India

**ABSTRACT:**

To be able to better get rid of the leakage current caused through the common mode current, the clamping technology could be adopted to carry the most popular-mode current on the constant value within the freewheeling period. The passive clamping branches contain a capacitor divider and 2 diodes, is added in to the electricity side from the Face book-CCV, therefore, the weakness of active damping branch continues to be overcome, and also the better clamping performance continues to be achieved within the freewheeling period. The unipolar sinusoidal pulse width modulation (SPWM) full-bridge transformerless photovoltaic inverter with ac bypass brings low conduction loss and low leakage current. The operation principle, differential mode, and customary-mode characteristics from the Face book-CCV, Heric, H6, and HB-ZVR topologies are examined and compared at length. Finally, the viability from the Face book-CCV is verified with a universal prototype inverter rated. Within the dead time between your primary switches and also the freewheeling switches, the ant parallel diodes of diagonal primary switches from the Face book-CCV make up the freewheeling road to clamp the most popular-mode current in a constant value, along with a quasi-unipolar SPWM technique is presented.

***Keywords: Common-mode voltage, full-bridge inverter, passive clamping, quasi-unipolar SPWM (qSPWM).***

## 1. INTRODUCTION:

The unipolar sinusoidal pulse width modulation (SPWM) full-bridge inverter has gotten extensive attentions because of its excellent differential-mode characteristics for example greater electricity current utilization, smaller sized current ripple within the filter inductor, and greater processing efficiency. However, the most popular-mode leakage current caused through the modulation technique is introduced in electrical systems [1]. To be able to enhance the common-mode performance from the unipolar SPWM full-bridge transformerless grid-connected inverter, lots of in-depth research works, in which the new freewheeling pathways are built to split up the PV array in the grid within the freewheeling period, happen to be done. The aim would be to structure an easy, efficient, and reliable transformerless inverter topology for transformerless photovoltaic (PV) grid-connected application. Based on this rule, the switching frequency common-mode current could be completely prevented within the unipolar SPWM full-bridge inverter. Apparently, the leakage current suppression performance during these three types of topologies differs because of the clamping ability. The H6

topology has got the best performance about leakage current suppression in existing single-phase full-bridge transformerless topologies. The output current of other topologies flows through three or perhaps four power devices a minimum of. Therefore, the Heric topology has got the least losses of power devices in existing hard-switching topologies from the single-phase full-bridge transformerless PV grid-connected inverter. In the aforementioned analysis, two rules could be concluded to understand a much better tradeoff between your differential mode and customary-mode characteristics from the single-phase full-bridge transformerless grid-connected inverter: 1) enhance the leakage current suppression performance in line with the Heric topology using the greatest hard-switching conversion efficiency or 2) enhance the conversion efficiency in line with the H6 topology using the best leakage current suppression. This paper concentrates on increasing the leakage current suppression performance from the Heric topology by utilizing passive clamping technology, based on rule 1). First, a complete-bridge inverter topology with constant common-mode current (Face book-CCV) is suggested within this paper. In

contrast to the Heric topology, the freewheeling path is reconstructed within the ac side, along with a passive clamping branch is added in to the electricity side to clamp the potential for the freewheeling path within the freewheeling period. Underneath the aftereffect of the suggested modulation strategy, the inductor current flows with the ant parallel diodes of diagonal primary switches from the Face book-CCV throughout the dead time between your primary switches and also the freewheeling switches, which stage is in conjunction with the freewheeling mode from the bipolar SPWM full-bridge inverter, which guarantees the common-mode current is a continuing value within the dead time. Before the finish from the dead time, the freewheeling path begins to supply the zero-vector freewheeling, which stage is same goes with the freewheeling mode from the unipolar SPWM full-bridge inverter [2].

## 2. PROPOSED SYSTEM:

To assure the common-mode current from the Heric is on the constant value within the freewheeling period, the process of deriving the freewheeling branches and passive clamping branches is going to be shown within the following the way a Heric

topology. Within the positive half duration of the grid-in current, the operation type of S1 and S4 is within unipolar SPWM modulation, S2 and S3 will always be OFF, and also the switches S5 and S6 are complementary using the switches S1 and S4 having a dead time for you to steer clear of the short-circuit pathways from S1 , S5 , D5 , S4 , and S1 , S5 , D7 , correspondingly within the negative half duration of the grid-in current, the operation type of S2 and S3 is within unipolar SPWM modulation, S1 and S4 will always be OFF, and also the switches S5 and S6 are complementary using the switches S2 and S3 having a dead time for you to steer clear of the short-circuit pathways from S3 , D6 , S6 , S2 , and D8 , S6 , S2 , correspondingly. Within the qSPWM style, there are two freewheeling modes within the freewheeling period. Before analysis, the next assumptions receive: 1) all active power products are ideal switches with ant parallel diodes, and also the power diodes will also be ideal diodes without parasitic parameters and a pair of) the capacitance Cdc1 and Cdc2 from the electricity filter are big enough to become treated as constant current sources. Within the positive half duration of the grid-in current, the road from the grid current

(i.e., the differential-mode current  $i_{DM}$ ) is  $D_6$ ,  $S_6$ , filter, grid lines, and to  $D_6$ , in sequence. If the potential for the freewheeling path falls, the common mode current flows through  $D_8$ , and also the blue arrow represents the direction from the common-mode current. when the potential for the freewheeling path increases, the most popular-mode current flows through  $D_7$ , and also the blue arrow represents the direction from the common-mode current [3]. Within the negative half duration of the grid-in current, the clamping process is comparable using the positive half period.




Fig.1. Proposed system

### 3. METHODOLOGY:

Presuming the negative terminal “N” of PV solar power panels because the reference, the midpoints “1” and “2” from the bridge legs are output terminals. It may be seen in the research into the operation modes the qSPWM helps make the commutating procedure for the active power devices to be affected by the entire electricity link current,

and also the active power devices from the Heric and H6 have to commute only half the electricity link current. Advantageously, the grid-in current from the Face book-CCV flows through 3 power devices in Stage 1, Stage 2, and Stage 3, correspondingly. It's important to note the zero-vector conduction lack of the MOSFET diode freewheeling pathways from the Face book-CCV is under each of the IGBT diode freewheeling pathways from the Heric and H6, and also the MOSFET diode freewheeling pathways from the HB-ZVR [4]. To be able to enhance the zero-vector conduction loss further and therefore to lessen the entire power loss, a complete MOSFET paralleled path is suggested to create the zero-vector freewheeling path. Estimation of power device losses is crucial for predicting the utmost efficiency of power electronic circuits. The IGBT and diode are evaluated by Infineon's IKW75N60T and Advanced Power Technology's APT60DQ60B, correspondingly. Specifically, the MOSFET from the FBCCV- I and HB-ZVR can choose Infineon's IPW65R019C7 with lower on-condition resistance, the CoolMosfet from the Face book-CCV-II can choose Infineon's SPW47N60C3 with 7 mΩ on-condition resistance, and also the

MOSFET from the Heric and H6 can choose Infineon's IPW65R041CFD by having an ultrafast body diode to freewheel the reactive power. It's observed the current stress from the electricity decoupling devices of H6 is 1 / 2 of the electricity link current because of this, 300-V MOSFETs might be used theoretically. The entire device losses at different switching frequencies with rated power are calculated under selected device's datasheets, and therefore are proven as histograms. To be able to verify and compare the operation principle and gratification from the Face book-CCV, HB-ZVR, Heric, and H6 topologies, a universal prototype inverter continues to be built-in our laboratory [5]. The specifications from the prototype are listed. Clearly, the differential-mode current from the Face book-CCV and HB-ZVT differs using the unipolar SPWM and bipolar SPWM modulation.

#### 4. CONCLUSION:

The suggested inverter has got the following characteristics: 1) the qSPWM differential-mode current is a mix of unipolar and bipolar SPWM, and it is more near to the unipolar SPWM. 2) There are two operation modes within the freewheeling period: the

dead-time freewheeling mode and nil-vector freewheeling mode, which be certain that our prime-frequency common-mode current is on the constant value entirely switching period. 3) The freewheeling pathways have 2 kinds of combinations: MOSFET diode, or full MOSFETs meanwhile, the entire MOSFETs type freewheeling path can help to eliminate the conduction loss further. A qSPWM full-bridge inverter topology with two unidirectional freewheeling braches along with a passive clamping branch continues to be suggested within this paper. It may be figured the suggested topology is very appropriate for transformerless single-phase grid-connected inverter with lower switching frequency. The suggested inverter is definitely an enhanced topology rich in conversion efficiency and occasional leakage current. These merits are verified and compared with a universal prototype.

#### REFERENCES:

[1] M. J. Duran, J. Prieto, and F. Barrero, "Space Vector PWM with reduced common-mode voltage for five-phase induction motor drives operating in overmodulation zone," IEEE Trans. Power Electron., vol. 28, no. 8, pp. 4030–4040, Aug. 2013.

[2] J.-M. Shen, H.-L. Jou, and J.-C. Wu, "Novel transformerless gridconnected power converter with negative grounding for photovoltaic generation system," *IEEE Trans. Power Electron.*, vol. 27, no. 4, pp. 1818–1829, Apr. 2012

[3] Z. Ozkan and A. M. Hava, "A survey and extension of high efficiency grid connected transformerless solar inverters with focus on leakage current characteristics," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2012, pp. 3453–3460.

[4] S. Heribert, S. Christoph, and K. Jurgen, "Inverter for transforming a DC voltage into an AC current or an AC voltage," *Europe Patent 1 369 985(A2)*, May 13, 2003.

[5] R. Gonzalez, L. Jesus, S. Pablo, and M. Luis, "Transformerless inverter for single-phase photovoltaic systems," *IEEE Trans. Power Electron.*, vol. 22, no. 2, pp. 693–697, Mar. 2007.



**Ms. D.SUMATHI** she obtained her B.Tech degree in EEE from Brahmaiah College Of Engineering, JNTUA,

North Rajupalem Nellore in 2013, *Now pursuing M.Tech in Power Electronics & Electrical Drives Engineering in Priyadarshini Institute Of Technology , Nellore.*



**Mr.M.SANKAR BABU** is an Assistant Professor in EEE dept at Priyadarshini Institute of Technology Nellore. He obtained his B.Tech Degree in EEE from ASCET, JNTUA, Gudur in 2009, M.Tech degree in Electrical Power Engineering from NEC JNTUA, Nellore in 2012. He has 7 years of teaching experience and his area of interest is Control Systems, Power Systems, Power System Operation & Control and he has published 2 papers in referred international journals and attended 5 national workshops.