IJRRECS/December 2015/Volume-3/Issue-12/5051-5055 **ISSN 2321-5461**

INTERNATIONAL JOURNAL OF REVIEWS ON RECENT ELECTRONICS AND COMPUTER SCIENCE

AN EFFECTIVE SCHEMING OF POWER EFFICIENT CIRCUITS BY USING REVERSIBLE LOGIC

Vasireddy Nisthula[1], Kundurthi Ravi Kumar[2]

[1]M.Tech Student, Dept of ECE, Mallineni Lakshmaiah Womens Engineering College, Guntur, A.P, India

[2]Assistant Professor & HOD, Dept of ECE, Mallineni Lakshmaiah Womens Engineering College, Guntur, A.P, India

ABSTRACT:

In the recent times, designs of reversible logic have attracted more importance because of low power consumption. Reversible logic is mostly employed in low power Very-large-scale integrated circuits. In our work we spotlight on execution of reversible logic circuits where our aim is to optimize the design speed. We make use of the proposal of reversible logic to break traditional speed-power trade-off, thus getting a measure close towards understanding the devices of quantum computing. A Reversible adder is considered by fundamental reversible gates and by this adder; an 8-bit reversible ripple-carry adder is developed and compared regarding speed and hardware with the conventional adder. By the reversible adder, Wallace tree multiplier was implemented. Since sequential circuits are centre of digital designing, control unit design of reversible greatest common divisor processor was projected by means of reversible logic gates.

Keywords: Reversible logic, Ripple-carry adder, Greatest common divisor processor, Very-large-scale integrated circuits, Quantum computing.

1. INTRODUCTION:

Reversible circuits are proficient of back computation and decrease in dissipated power, since there is no data loss. Fundamental reversible gates will realize the mandatory functionality concerning reversible circuit. The designs of reversible logic will learn applications in different

fields such as Quantum computing, Nano-computing, optical computing and so on [1]. The exceptionality of reversible logic is that, there is no data loss as there is one-to-one association among inputs as well as outputs and this permits the system to function backwards and by doing such thing, any design of the intermediate stage can be carefully observed. There are several objectives of Reversible Logic such as Quantum cost, Feedback Computation, Fan-out and Garbage Outputs. Our work will focus on execution of reversible logic circuits where our aim is to optimize the design speed. A Reversible adder is considered by means of basic reversible gates and by this adder; an 8-bit reversible ripple-carry adder is developed and compared regarding speed and hardware with the conventional adder. By means of the reversible adder, Wallace tree multiplier was implemented. As the sequential circuits are centre of digital designing, control unit design of reversible greatest common divisor processor was projected by means of reversible logic gates. To demonstrate classical as well as reversible approaches to the design of sequential control unit, reversible logic is utilized for particular purpose processor that work out greatest common divisor of two numbers.

2. AN OVERVIEW OF REVERSIBLE LOGIC CIRCUITS:

Reversible logic acts as a prominent knowledge that plays a vital responsibility within Quantum Computing. Our work will utilize the proposal of reversible logic to break traditional speed-power trade-off, thus getting a measure close towards understanding the devices of Quantum computing. The devices of quantum computing theoretically function at specifically high speed and consume less power. Boolean logic is considered as reversible when the set of inputs that are mapped contain an equivalent number of outputs mapped. This is understood by means of utilizing of reversible gates within designs and any of the circuit containing simply reversible gates is competent of dissipating no power. There are several objectives of Reversible Logic such as Quantum cost: of a circuit is measurement of functioning cost of quantum circuits. Quantum cost is the number of basic quantum procedure that is required to understand a gate. Feedback: Looping is severely unlawful when scheming of

reversible circuits. Speed of Computation: The circuits of time have to be to the least possible since there are several computations that were to be made within a system concerning quantum processor; thus computation speed is an extremely significant parameter while investigating these systems. Fan-out: output of assured block within design can make at most single block within design. Garbage Outputs: these are the output signal that does not contribute in motivating additional blocks within design and these outputs turn out to be redundant since they are not necessary for computation at later phase [2]. These outputs make system slow thus for improved effectiveness it is essential to reduce garbage outputs. We focus on execution of reversible logic circuits where our aim is to optimize the design speed. A Reversible adder is considered by means of basic reversible gates and by this adder; an 8-bit reversible ripple-carry adder is developed and compared regarding speed and hardware with the conventional adder. Since the sequential circuits are centre of digital designing, control unit design of reversible processor was projected by means of reversible logic gates. The power as well as speed parameters for circuits were indicated, and evaluated by means of their conventional counterparts [3]. By means of the statistical study circuit that are employing reversible logic were proven to be faster as well as power proficient.



Fig1: An overview of Feynman Gate

3. IMPLEMENTATION OF REVERSIBLE CIRCUITS:

There are lots of reversible gates for instance Feynman, Toffoli and so on as shown in figures. Since the universal gates within Boolean logic are Nand as well as Nor and for reversible logic, universal gates are Feynman as well as Toffoli gates. Feynman gate is a common gate which is employed for the purpose of signal copying or else to get complement of input signal. Toffoli gate is a general reversible gate containing of three inputs that are mapped towards three outputs. The gate that is used in employing of reversible ripple-carry full adder is TSG gate which functions as full adder. A reversible ripple-carry adder is quicker than non-reversible one and as computation of carry within reversible adder

does not need computation of earlier stage carry. TSG gate is reversible gate containing of four inputs that are mapped towards four outputs. We spotlight on execution of reversible logic circuits where our aim is to optimize the design speed. Reversible adder is considered by means of basic reversible gates and by this adder; an 8-bit reversible ripple-carry adder is developed and compared regarding speed and hardware with the conventional adder. By means of the reversible adder, Wallace tree multiplier was implemented. A Wallace tree is a resourceful hardwired execution of digital circuit that multiply two integers it includes three steps. In the initial stage, each bit of multiplicand is multiplied by means of every multiplier bit. Based on multiplied bits positions, wires take different weights. In the second stage partial products is decreased to 2 by means of layers of full as well as half adders. In the third stage wires are clustered within two numbers, and added by means of a usual adder. While sequential circuits are centre of digital designing, control unit design of reversible greatest common divisor processor was projected by means of reversible logic gates. In our work, performance of digital circuits is improved by means of reversible gates and compared 8-bit ripple carry reversible adder to an irreversible adder regarding speed as well as power; thus concluding that the designs of reversible are power efficient [4]. To demonstrate classical as well as reversible approaches to the design of sequential control unit, reversible logic is utilized for particular purpose processor that work out greatest common divisor of two numbers. The processor of greatest common divisor will include standard algorithm of Euclid's that involves the operation of Subtract-Compare-Swapping of two numbers. Its fundamental principle is to take away smaller of two numbers from other number until obtaining of number that divides another. The future of computer chips is restricted by means of Moore's law; therefore an optional choice is to construct quantum chips. Future research designs novel reversible gate and execution of reversible logic as an absolute Quantum processor which is capable of ultra-high speed as well as low power computing [5].



Fig2: An overview of Toffoli gate

4. CONCLUSION:

Reversible logic acts as a prominent knowledge that plays a vital responsibility within Quantum Computing. Normally Reversible logic circuits support heating as in reversible logic each of the input vectors is exceptionally recovered from output vectors and thus no information is lost. Our work will focus on implementation of reversible logic circuits where our aim is to optimize the design speed. A Reversible adder is considered by means of basic reversible gates and by this adder; an 8-bit reversible ripple-carry adder is developed and compared regarding speed and hardware with the conventional adder. Our work will make use of proposal of reversible logic to break traditional speed-power trade-off, thus getting a measure close towards understanding the devices of Quantum computing. By reversible adder, Wallace tree multiplier was implemented. While sequential circuits are centre of digital designing, control unit design of reversible greatest common divisor processor was projected by means of reversible logic gates. To reveal classical as well as reversible approaches to the design of sequential control unit, reversible logic is utilized for particular purpose processor that work out greatest common divisor of two numbers. A Wallace tree is a practical hardwired execution of digital circuit that multiply two integers. Performance of digital circuits is enhanced by means of reversible gates and compared 8-bit ripple carry reversible adder to an irreversible adder regarding speed as well as power; thus concluding that the designs of reversible are power efficient.

REFERENCES

[1] B, Raghu Kanth; B, Murali Krishna; G, Phani Kumar; J, Poornima, “A Comparative Study of Reversible Logic Gates”, International Journal of VLSI & Signal Processing Applications, vol.2, Issue 1, Feb 2012, (51-55), ISSN 2231-3133 (Online).

[2] Morrison, M.; Ranganathan, N., "Design of a Reversible ALU Based on Novel Programmable Reversible Logic Gate Structures," VLSI (ISVLSI), 2011 IEEE Computer Society Annual Symposium on , vol., no., pp.126,131, 4-6 July 2011 doi: 10.1109/ISVLSI.2011.30.

[3] John P. Hayes, "Computer Architecture and Organization", McGraw-Hill, 1998. ISBN 10: 0070273553 / ISBN 13: 9780070273559

[4] Min-Lun Chuang; Chun-Yao Wang, "Synthesis of Reversible Sequential Elements," Design Automation Conference, 2007. ASPDAC '07. Asia and South Pacific , vol., no.,

[5] Bennett, C.H., "Logical Reversibility of Computation," IBM Journal of Research and Development , vol.17, no.6, pp.525,532, Nov. 1973 doi: 10.1147/rd.176.0525.