



PRACTICAL APPROACH TOWARDS RELIABLE CARRY SELECT ADDER

K.Ashok Kumar¹, B.Sunilkumar²

¹M.Tech Student, Dept of ECE, Mannan Institute of Science & Technology, Chevella, R.R Dist, T.S, India

²Associate Professor, Dept of ECE, Mannan Institute of Science & Technology, Chevella, R.R Dist, T.S, India

ABSTRACT:

In designing of Integrated circuits, area occupancy plays a fundamental responsibility since rising requirement of portable systems. Carry Select Adder is a speedy adder used in data processing processors for carrying out speedy arithmetic functions. Carry select adder system is not area resourceful since it make use of numerous pairs of ripple carry adders to make partial sum and transmit by taking into consideration carry in 0 as well as carry in 1, subsequently the concluding sum with carry are selected by multiplexers. The most important thought of this work is to make use of Binary to Excess-1 converter in place of Ripple carry adders with $C_{in} = 1$ to decrease area as well as power expenditure of regular carry select adders. An effortless approach is projected to decrease area as well as power of SQRT CSLA building. The Modified CSLA design is consequently, low area, uncomplicated and well-organized for VLSI hardware performance. The condensed number of gates of this work presents the enormous benefit in decrease of area and moreover the entire power. The significance of Binary to Excess-1 converter logic stems from huge silicon area decrease when carry select adders by huge number of bits are considered.

Keywords: Carry Select Adder, Integrated circuits, Portable systems.

1. INTRODUCTION:

Designing of area as well as power proficient high speed systems of data logic are one of the major considerable areas of exploration in VLSI system design [4]. Carry Select Adder is a speedy adder used in data processing processors for carrying out speedy arithmetic functions and are categorized as Linear Carry select adder as well as Square-root Carry select adder. Carry select adder system is used in numerous computational systems to alleviate the difficulty of carry propagation delay by autonomously making numerous carries and subsequently select a carry to produce the sum [15]. The linear carry select adder is build by chaining numeral of equivalent stages of length adder. For an n-bit adder, it may possibly be executed by equivalent length of carry select adder and is known as linear carry select adder [8]. The square-root carry select adder is build by balancing the impediment all the way through two carry chains as well as block multiplexer signal from preceding phase and it is known as non-linear carry select adder [1]. The basic square-root Carry Select adder encompass a dual ripple carry adder by 2:1 multiplexer, the major difficulty of regular carry select adder system is huge area due to multiple

pairs concerning ripple carry adder. The linear carry select adder is build by chaining number of equivalent length adder stages [11]. Equal size of inputs is specified to every block of adder. The time stoppage of linear adder can reduce through containing one more input into every set of adders than in preceding set and is known as Square-root CSLA. The linear carry select adder has single main difficulty that is elevated area usage [3]. This difficulty can be put right by Square-root CSLA consequently it is an enhanced one of linear CSLA.




Fig1: An overview of Area evaluation of XOR gate.

2. METHODOLOGY:

In designing of Integrated circuits, area occupancy plays a fundamental

responsibility since rising requirement of portable systems. In applications concerning electronics adders are mainly used. In digital adders, speed of adding is restricted by time which is necessary to transmit a carry all the way through adder [14]. Carry select adder system is not area resourceful since it make use of numerous pairs of ripple carry adders to make partial sum and transmit by taking into consideration carry in 0 as well as carry in 1, subsequently the concluding sum with carry are selected by multiplexers [6]. Carry Select Adder is a speedy adder used in data processing processors for carrying out speedy arithmetic functions. The fundamental proposal of this work is to make use of Binary to Excess-1 converter (BEC) rather than ripple carry adders with carry in 1 in normal Carry select adder system to accomplish inferior area [9]. The main advantage of Binary to Excess-1 converter comes from the minor number of logic gates than n-bit Full Adder. The AND, OR as well as Inverter (AOI) carrying out of XOR gate is revealed in fig1. The gates connecting dotted lines are performing procedure in parallel and numeric depiction of every gate point towards delay put in by gate [7]. The area assessment is completed by including total numeral of AOI gates

necessary for every logic block. Based on this system, the carry select adders blocks concerning 2:1 mux, Half Adder, as well as FA are assessed. The delay as well as area evaluation method believe the entire gates to be prepared of AND, OR, along with Inverter, each have delay equivalent to 1 unit and area equivalent to 1 unit [2]. We subsequently add up numeral of gates in highest path of a logic block that give to utmost delay. The most important thought of this work is to make use of Binary to Excess-1 converter in place of Ripple carry adders with $C_{in} = 1$ to decrease area as well as power expenditure of regular carry select adders [16]. One input of 8:4 mux get hold of as it input and an additional input of mux is Binary to Excess-1 converter output. Which generates two probable partial results in parallel as well as mux is employed to choose either BEC output or else direct input consistent with control signal C_{in} . The significance of BEC logic stems from huge silicon area decrease when carry select adders by huge number of bits are considered [12]. The construction of 16-bit regular Square-root carry select adders includes 5 groups of dissimilar size ripple carry adders. For outstanding group's arrival time concerning mux selection input is

forever superior than arrival time concerning data inputs from Binary to Excess-1 converter. The delay of enduring groups depends on arrival instant of mux selection input along with the mux delay [5]. Parasitic mining is performed by means of tool of Encounter's Native RC extraction and extorted parasitic RC is back annotated towards general Timing Engine in Encounter platform in support of static timing examination. The analogous design flow is followed for regular as well as modified SQR T CSLA [10]. The area point towards total cell area of design and entire power is sum of leakage power, internal power as well as switching power.

3. RESULTS:

The design that was projected was developed by means of Verilog-HDL as well as synthesized in Cadence RTL compiler by means of typical libraries of TSMC 0.18 um expertise. The synthesized Verilog netlist as well as their particular design constraints file (SDC) are introduced to CadenceSoC Encounter as well as to produce automated layout from criterion cells and placement along with routing [7]. Parasitic mining is performed by means of tool of Encounter's

Native RC extraction and extorted parasitic RC is back annotated towards general Timing Engine in Encounter platform in support of static timing examination. For every word size of adder, similar file of value changed dump (VCD) is produced for potential input conditions as well as imported same towards Cadence Encounter Power examination to carry out power simulations. The analogous design flow is followed for regular as well as modified SQR T CSLA. The area point towards total cell area of design and entire power is sum of leakage power, internal power as well as switching power. The proportion decrease in cell area, with area delay product as utility of bit size. The delay transparency moreover exhibits a correspondingly decreasing tendency with bit size. An effortless approach is projected to decrease area as well as power of SQR T CSLA building. The condensed number of gates of this work presents the enormous benefit in decrease of area and moreover the entire power. The analysis illustrate that the modified linear carry select adder system as well as modified square-root carry select adder system make available enhanced Delay however area as well as power of 64-bit modified square-root carry select adder

system are considerably reduced by 15.4% respectively. The power-delay product as well as the area-delay product of projected design illustrate reduce for 16-bit, 32-bit, and 64-bit which point to the achievement of method and not a simple trade-off of impediment for power as well as area. The Modified CSLA design is consequently, low area, uncomplicated and well-organized for VLSI hardware performance.

4. CONCLUSION:

Designing of area as well as power proficient high speed systems of data logic are one of the major considerable areas of exploration in VLSI system design. Carry select adder system is used in numerous computational systems to alleviate the difficulty of carry propagation delay by autonomously making numerous carries and subsequently select a carry to produce the sum. The carry select adders are categorized as Linear Carry select adder as well as Square-root Carry select adder. Carry select adder system is not area resourceful since it make use of numerous pairs of ripple carry adders to make partial sum and transmit by taking into consideration carry in 0 as well as carry in 1, subsequently the concluding

sum with carry are selected by multiplexers. The most important thought of this work is to make use of Binary to Excess-1 converter in place of Ripple carry adders with $C_{in} = 1$ to decrease area as well as power expenditure of regular carry select adders. The linear carry select adder is build by chaining numeral of equivalent stages of length adder. The square-root carry select adder is build by balancing the impediment all the way through two carry chains as well as block multiplexer signal from preceding phase. An area efficient Square-root CSLA system was introduced based on a novel first zero detection logic. From construction of Carry Select Adder, the extent is to decrease the region of Carry Select Adder based on competent gate-level modification. The main advantage of Binary to Excess-1 converter comes from the minor number of logic gates than n-bit Full Adder. The design that was projected was developed by means of Verilog-HDL as well as synthesized in Cadence RTL compiler. The analysis illustrate that the modified linear carry select adder system as well as modified square-root carry select adder system make available enhanced Delay however area as well as power of 64-bit modified square-root carry select adder system are noticeably

reduced by means of 15.4% correspondingly.

REFERENCES:

[1] Y. He, C. H. Chang, and J. Gu, "An area efficient 64-Bit square Root carry-select adder for low power Applications, " in Proc. IEEE Int. Symp. Circuits Syst., vol. 4, pp. 4082-4085, 2005.

[2] P. Sreenivasulu, K. Srinivasa rao, Malla Reddy and A. Vinay Babu, "Energy and area efficient carry select adder on a reconfigurable hardware", International Journal of Engineering Research and Applications, vol. 2, Issue. 2, pp. 436-440, Mar 2012.

[3] "Low-Power and Area-Efficient Carry Select Adder", B. Ramkumar and Harish M Kittur, 2011

[4] I-Chyn Wey, Cheng-Chen Ho, Yi-Sheng Lin and Chien-Chang Peng, "An area efficient carry select adder design by sharing the common boolean logic term", Proceedings on the International Multiconference of Engineering and computer scientist, IMECS 2012

[5] Padma Devi, Ashima Girdher and Balwinder Singh "Improved Carry Select Adder with Reduced Area and Low Power Consumption, " International Journal of Computer Applications, Vol. 3, No. 4, pp. 14-18, 1998.

[6] Edison A. J and C. S. Manikanda babu, "An efficient CSLA architecture for VLSI hardware implementation", International Journal for Mechanical and Industrial Engineering, vol. 2, Issue 5, 2012

[7] B. Ramkumar, H.M. Kittur, and P. M. Karman, "ASIC implementation of modified faster carry save adder, " Eur. J. Sci. Res., vol. 42, no. 1, pp. 53-58, 2010

[8] He, Y. Chang, C. H. and Gu, J. "An Area Efficient 64-Bit Square Root Carry-Select Adder For Low Power Applications, " in Proc. IEEE Int. Symp. Circuits Syst., Vol. 4, pp. 4082-4085, 2005

[9] B. Ramkumar and Harish M Kittur, "Low power and area efficient carry select adder", IEEE Transactions on Very Large

Scale Integration (VLSI) Systems, vol. 20, no. 2, pp. 371-375, Feb 2012.

[10] J. M. Rabaey, Digital Integrated Circuits-A Design Perspective, Upper Saddle River, NJ: Prentice-Hall, 2001

[11] R. Priya and J. Senthilkumar, "Implementation and comparison of effective area efficient architecture for CSLA", Proceedings of IEEE International Conference on Emerging trends in Computing, Communication and Nano Technology, pp. 287-292, 2013

[12] T. Y. Ceiang and M. I. Hsiao, "Carry-select adder using single ripple Carry adder, " Electron. Lett, vol. 34, no. 22, pp. 2101-2103, Oct. 1998

[13] Akhilesh Tyagi, "A Reduced-Area Scheme for Carry Select Adders, " IEEE Transactions on Computers, Vol. 42, No. 10, pp. 1163-1170, 1993.

[14] B. Ramkumar, Harish M Kittur and P. M. Kannan, "ASIC implementation of modified faster carry save adder", Eur. J. Sci. Res., vol. 42, no. 1, pp. 53-58, Jun 2010.

[15] "Enhanced Area Efficient Architecture for 128 bit Modified CSLA", R. Priya, J. Senthil Kumar, 2013

[16] T. Y. Ceiang and M. J. Hsiao, "Carry select adder using single ripple carry adder", Electron. Lett, vol. 34, no. 22, pp. 2101-2103, Oct 1998