



MANAGING OF IDENTIFICATION AND RECTIFICATION OF ERRORS IN MEMORIES

Mohd.Kaleem Ansari¹, B.Sunilkumar²

¹M.Tech Student, Dept of ECE, Mannan Institute of Science & Technology, Chevella, R.R Dist, T.S, India

²Associate Professor, Dept of ECE, Mannan Institute of Science & Technology, Chevella, R.R Dist, T.S, India

ABSTRACT:

As technology scales, devices of memory turn out to be outsized and more influential error correction codes are necessary. Memories are the majority collective component nowadays and are prone to errors resembling soft as well as transient errors. The most important reason for using Majority Logic Decoding is that it is extremely easy to put into practice and have a low complexity. In error discovery as well as correction, majority logic decoding is a means to make out repetition codes, based on supposition that major number of occurrences of a symbol was transmitted symbol. Euclidean geometry low-density parity check codes, a subgroup of low-density parity check codes, which belong to family of ML decodable codes. To keep away from a high decoding difficulty, the employing of one step majority logic decodable codes was proposed in support of memory applications. An improvement of projected method is that it necessitates extremely little additional circuitry as the decoding circuitry is moreover used for error detection.

Keywords: *Memories, Majority Logic Decoding, Repetition codes, Decoding, Error detection.*

1. INTRODUCTION:

A variety of error detection methods are used to keep away from the soft error. Among them one of the methods used is majority logic decoder which is used to

become aware of and correct error in easy way[1]. Majority logic decoder means make use of the initial iteration of majority logic decoding to notice the error present in word. If there are no errors, subsequently the decoding procedure can be blocked devoid

of completing left over iterations. The most important reason for using Majority Logic Decoding is that it is extremely easy to put into practice and have a low complexity. The most important disadvantage of this method is enhancement of average latency of decoding procedure as it depends on dimension of code, consequently increases memory access time. Majority logic decoder is based on a numeral of equations concerning parity check which are orthogonal towards each other. Several type of embedded memory is seen in more or less each and every one system chip. At present, the memory failure rates are rising due to impact of expertise scaling-smaller dimensions, lesser operating voltages and so on. The capability to rapidly determine that a bit has flipped is essential to high dependability as well as high availability applications [3][4]. To keep away from a high decoding difficulty, the employing of one step majority logic decodable codes was proposed in support of memory applications. A technique was in recent times proposed to speed up a sequential functioning of majority logic decoding concerning DS-LDPC codes. The thought behind method is to make use of the initial iterations of majority logic decoding to notice if the word

being decoded contain errors. In projected approach, only first three iterations are employed to notice errors, thus achieving a huge speed increase when N is huge. In one step majority logic decoding, at first the code word is loaded into cyclic shift register subsequently the check equations are worked out. One step majority logic decoding shown in fig1 is put into practice serially with extremely simple circuitry, however requires extended decoding times. In this procedure, every bit might be corrected only one time consequently, decoding circuitry is easy, however it require an extended decoding occasion if code word is great. The results suggest that the entire errors affecting three as well as four bits would be noticed in initial three iterations[6]. An improvement of projected method is that it necessitates extremely little additional circuitry as the decoding circuitry is moreover used for error detection.




Fig1: An overview of one step majority logic decoder.

2. METHODOLOGY:

As technology scales, devices of memory turn out to be outsized and more influential error correction codes are necessary. Memories are the majority collective component nowadays and are prone to errors resembling soft as well as transient errors [2][5]. Error correction codes are usually used to defend memories from soft errors, which alter logical value of memory cells devoid of damaging circuit. Cyclic block codes enclose the property of being majority logic decodable hence codes of cyclic block were acknowledged as more appropriate among the ECC codes that meet needs of higher error correction ability as well as low decoding difficulty. Euclidean geometry low-density parity check codes, a subgroup of low-density parity check codes, which belong to family of ML decodable codes. In error discovery as well as correction, majority logic decoding is a means to make out repetition codes, based on supposition that major number of occurrences of a symbol was transmitted symbol. Majority logic decoder is based on a numeral of equations concerning parity check which are orthogonal towards each other[7]. The mainstream result of these parity check equations make a decision of accuracy of

current bit under decoding. To keep away from a high decoding difficulty, the employing of one step majority logic decodable codes was proposed in support of memory applications. An improvement of projected method is that it necessitates extremely little additional circuitry as the decoding circuitry is moreover used for error detection. One step majority logic decoding is put into practice serially with extremely simple circuitry, however requires extended decoding times. Majority-logic decoder is an uncomplicated and effectual decoder competent of correcting numerous bit flips depending on numeral of parity checksum equations. In one step majority logic decoding, at first the code word is loaded into cyclic shift register subsequently the check equations are worked out [8]. The resultant sums are subsequently forwarded towards majority gate in support of evaluating its accuracy. If number of 1 received in is superior to the number of 0 which signify that current bit in decoding is incorrect, and a signal to correct it will be triggered or else bit in decoding is accurate and no additional operations would be essential on it. The parity check sums have to be zero if codeword has been accurately decoded. In this procedure, every bit might

be corrected only one time consequently, decoding circuitry is easy, however it require an extended decoding occasion if code word is great. By one-step majority-logic decoding, the code is competent of correcting any error model with two or else smaller numbers of errors.

3. RESULTS:

One step majority logic decoding technique was put into practice in VHDL and made, illustrated that for codes with huge block sizes the transparency is low. This is since existing majority logic decoding circuitry is used again to carry out error discovery and merely extra control logic is essential. One step majority logic decoding is put into practice serially with extremely simple circuitry, however requires extended decoding times. In this procedure, every bit might be corrected only one time consequently, decoding circuitry is easy, however it require an extended decoding occasion if code word is great. The results suggest that the entire errors affecting three as well as four bits would be noticed in initial three iterations. In support of errors affecting a well-built number of bits, there is a little probability of not being noticed in those iterations.

4. CONCLUSION:

At present, the memory failure rates are rising due to impact of expertise scaling-smaller dimensions, lesser operating voltages and so on. Error correction codes are usually used to defend memories from soft errors, which alter logical value of memory cells devoid of damaging circuit. Majority logic decoder means make use of the initial iteration of majority logic decoding to notice the error present in word. In error discovery as well as correction, majority logic decoding is a means to make out repetition codes, based on supposition that major number of occurrences of a symbol was transmitted symbol. Cyclic block codes enclose the property of being majority logic decodable hence codes of cyclic block were acknowledged as more appropriate among the ECC codes that meet needs of higher error correction ability as well as low decoding difficulty. Majority-logic decoder is an uncomplicated and effectual decoder competent of correcting numerous bit flips depending on numeral of parity checksum equations. A technique was in recent times proposed to speed up a sequential functioning of majority logic decoding concerning DS-LDPC codes. The thought behind method is to make use of the

initial iterations of majority logic decoding to notice if the word being decoded contain errors. One step majority logic decoding is put into practice serially with extremely simple circuitry, however requires extended decoding times. By one-step majority-logic decoding, the code is competent of correcting any error model with two or else smaller numbers of errors. The capability to rapidly determine that a bit has flipped is essential to high dependability as well as high availability applications. To keep away from a high decoding difficulty, the employing of one step majority logic decidable codes was proposed in support of memory applications. In projected approach, only first three iterations are employed to notice errors, thus achieving a huge speed increase when N is huge. The resultant sums are subsequently forwarded towards majority gate in support of evaluating its accuracy.

REFERENCES

- [1] S. Ghosh and P. D. Lincoln, "Dynamic low-density parity check codes for fault-tolerant nano-scale memory," presented at the Foundations Nanosci. (FNANO), Snowbird, Utah, 2007.
- [2] S. Ghosh and P. D. Lincoln, "Low-density parity check codes for error correction in nanoscale memory," SRI Computer Science Lab., Menlo Park, CA, Tech. Rep. CSL-0703, 2007.
- [3] H. Naeimi and A. DeHon, "Fault secure encoder and decoder for memory applications," in Proc. IEEE Int. Symp. Defect Fault Toler. VLSI Syst., 2007, pp. 409–417.
- [4] B. Vasic and S. K. Chilappagari, "An information theoretical framework for analysis and design of nanoscale fault-tolerant memories based on low-density parity-check codes," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 11, pp. 2438–2446, Nov. 2007.
- [5] H. Naeimi and A. DeHon, "Fault secure encoder and decoder for nanomemory applications," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 17, no. 4, pp. 473–486, Apr. 2009.
- [6] S. Lin and D. J. Costello, Error Control Coding, 2nd ed. Englewood Cliffs, NJ: Prentice-Hall, 2004.
- [7] S. Liu, P. Reviriego, and J. Maestro, "Efficient majority logic fault detection with difference-set codes for memory applications," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 20, no. 1, pp. 148–156, Jan. 2012.
- [8] R. Naseer and J. Draper, "DEC ECC design to improve memory reliability in sub-100 nm technologies," Proc. IEEE ICECS, pp. 586–589, 2008.