

**EXPERTISE THE ENERGY FOR VLSI CIRCUIT DESIGN USING
ADIABATIC PROCESS****R.Swapna¹, Mr.Shoban Mude²**¹M.Tech Student, Dept of ECE, Guru Nanak Institute of Technology, Hyderabad, A.P, India

Email:singamraoswapna@gmail.com

²Assistant Professor, Dept of ECE, Guru Nanak Institute of Technology, Hyderabad, A.P, India

Email:shoban.mude@gmail.com

ABSTRACT:

In the present days, power minimization is one of the most important concerns in designing of VLSI methodologies since the long battery operating life necessity of portable devices and mobile and due to growing number of transistors on a single chip directs to high power indulgence and it can go ahead to consistency and problems of IC packaging. Numerous kinds of adiabatic circuits were proposed in the literature, and on the whole can be grouped into two basic classes such as circuits of fully adiabatic and partial energy recovery circuits. Consecutively to decrease the dynamic power, an unconventional approach to the established techniques of power consumption lessening, named adiabatic switching, has been proposed in the most recent years. Adiabatic logic circuits decrease the energy indulgence during the process of switching, and recycle some of energy by means of recycling from the load capacitance. Intended for recycling, the adiabatic circuits make use of the steady present source power supply and for decreasing dissipation it make use of the trapezoidal or sinusoidal power supply voltage. There are lots of adiabatic logic design methods known in literature and among them two of them such as Efficient Charge Recovery Logic and Positive Feedback Adiabatic Logic inverter gate showing the high-quality enhancement in energy dissipation are selected and are for the most part used as reference in novel logic families for less energy indulgence.

Keywords: *Power minimization, Adiabatic circuits, Sinusoidal power supply voltage, Energy dissipation.*

1. INTRODUCTION:

In the direction of the technological, architectural studies and circuital solutions that permit a decrease of the energy degenerates by an electronic circuit, the low-power needs of existing electronic systems have confronted the scientific research. The most important causes of energy indulgence in CMOS circuits are mainly due to the charging and discharging of the capacitances of the node circuits, present equally as a load and as parasitic [4]. Such fraction of the total power degenerated by a circuit is known to be dynamic power. Consecutively to decrease the dynamic power, an unconventional approach to the established techniques of power consumption lessening, named adiabatic switching, has been proposed in the most recent years [7]. In this method, the process of charging and discharging the node capacitances is accomplished in a means accordingly that a minute amount of energy is exhausted and a revival of the energy stored on the capacitors is attained. Numerous kinds of adiabatic circuits were proposed in the literature, and on the whole can be grouped

into two basic classes such as circuits of fully adiabatic and partial energy recovery circuits [1] [12]. In the primary class, especially working conditions can put away asymptotically zero energy for action, the huge area activity and the design intricacy constructs these circuits not economical with conventional CMOS where as in second class circuits intended to get better large fraction of the energy stored up in the circuit node capacitances [9]. This energy loss disadvantage on the other hand allows a good exchange among circuit complexity and then area activity. There are lots of adiabatic logic design methods known in literature and among them two of them such as Efficient Charge Recovery Logic and Positive Feedback Adiabatic Logic inverter gate showing the high-quality enhancement in energy dissipation are selected and are for the most part used as reference in novel logic families for less energy indulgence [3] [11]. Adiabatic logic circuits decrease the energy indulgence during the process of switching, and recycle some of energy by means of recycling from the load capacitance. Intended for recycling, the adiabatic circuits make use of the steady

present source power supply and for decreasing dissipation it make use of the trapezoidal or sinusoidal power supply voltage [5].




Fig1: An overview of conventional CMOS logic circuit

2. METHODOLOGY:

An unconventional approach to the established techniques of power consumption lessening, named adiabatic switching, has been proposed. In this method, the process of charging and discharging the node capacitances is accomplished in a means accordingly that a minute amount of energy is exhausted and a revival of the energy stored on the capacitors is attained. There are the a lot of adiabatic logic design methods are known in literature and among them two of them such as Efficient Charge Recovery Logic and

Positive Feedback Adiabatic Logic inverter gate showing the high-quality enhancement in energy dissipation are selected and are for the most part used as reference in novel logic families for less energy indulgence [2]. The simulated waveform of the Efficient Charge Recovery Logic inverter gate is shown in fig2 correspondingly. In the beginning, input 'in' is high and input '/in' is small and when the power clock increases from zero to V_{DD} , in view of the fact that F is on so output 'out' stay behind ground level shown in fig1. Output '/out' go after the power clock and when it reaches at V_{DD} , outputs 'out' and '/out' grasp logic assessment zero and V_{DD} correspondingly and this values of output can be used for the subsequently stage as an inputs. At the moment power clock falls from V_{DD} to zero, '/out' come back its energy to power clock for this reason delivered charge is improved [6]. Efficient Charge Recovery Logic inverter gate makes use of rule of four phases clocking to powerfully get better the charge delivered by means of power clock.




Fig2: Simulated waveform of the ECRL inverter gate

In the Positive Feedback Adiabatic Logic inverter gate, in the beginning input 'in' is high and input '/in' is small and when the power clock increases from zero to V_{DD} , in view of the fact that F and m4 are on subsequently output 'out' stay behind ground level [10]. Output '/out' go after the power clock and when it reaches at V_{DD} , outputs 'out' and '/out' grasp logic assessment zero and V_{DD} correspondingly and this values of output can be used for the subsequently stage as an inputs. At the moment power clock falls from V_{DD} to zero, '/out' come back its energy to power clock for this reason delivered charge is improved [13]. The energy indulgence per cycle in opposition to switching frequency of the two adiabatic logic families and CMOS for the 2:1 multiplexer was revealed. It is seen that for elevated frequency, the

behaviour is no further adiabatic and consequently the energy dissipation augments [8]. Positive Feedback Adiabatic Logic inverter gate makes use of rule of four phases clocking to powerfully get better the charge delivered by means of power clock.

3. RESULTS:

Energy utilization in adiabatic circuits robustly depends on the parameter difference. The impact of parameter variations on the energy utilization for the two logic families is looked into with reverence of CMOS logic circuit. The energy indulgence per cycle in opposition to switching frequency of the two adiabatic logic families and CMOS for the 2:1 multiplexer was revealed. It is seen that for elevated frequency, the behaviour is no further adiabatic and consequently the energy dissipation augments. At short frequencies the dissipation energy will augment for both CMOS and adiabatic logic mainly because of the outflow currents of the transistors. Consequently the simulations are performed only at constructive range of the frequencies to demonstrate improved result with reverence to CMOS.

4. Adiabatic Full Adder using PFAL & ECRL:

A partially adiabatic logic family PFAL one-bit Full Adder block can be implemented as shown in the Figure 5.23 (for SUM block) and Figure 5.24 (for OUTPUT_CARRY) below, respectively.




Figure3: PFAL Sum Circuit




Figure4: PFAL Carry Circuit




Figure5: ECRL SUM Circuit




Figure6: ECRL Carry Circuit

The thesis primarily was centered on the look of low power CMOS cell structures, that is that the main contribution of this work. the look of low power CMOS cell structures uses totally complementary CMOS logic vogue Associate in Nursinggd an adiabatic PFAL logic vogue. the essential principle behind implementing numerous style units within the 2 logic designs is to check them with relation to the common power dissipated by all of them.

4. CONCLUSION:

There are lots of adiabatic logic design methods known in literature and among them two of them such as Efficient Charge Recovery Logic and Positive Feedback Adiabatic Logic inverter gate showing the high-quality enhancement in energy dissipation are selected and are for the most part used as reference in novel logic families for less energy indulgence. Efficient Charge Recovery Logic inverter gate and Positive Feedback Adiabatic Logic inverter gate makes use of rule of four phases clocking to powerfully get better the charge delivered by

means of power clock. The energy indulgence per cycle in opposition to switching frequency of the two adiabatic logic families and CMOS for the 2:1 multiplexer was revealed. It is seen that for elevated frequency, the behaviour is no further adiabatic and consequently the energy dissipation augments.

REFERENCES:

- [1] M. Eisele, J. Berthold, D. S. Landsiedel, R. Mahnkopf, "The Impact of Intra-Die Device Parameter Variations on Path Delays and on the Design for Yield of Low Voltage Digital Circuits," *IEEE Transactions on VLSI Systems*, Vol. 5, No. 4, pp. 360-368, Dec. 1997.
- [2] A. Kramer, J. Denker, B. Flower and J. Moroney, "Second Order Adiabatic Computation with 2N-2P and 2N-2N2P Logic Circuits", *Proceedings of international symposium on low power design*, pp. 191- 196, 1995.
- [3] C. K. Lo and P. C. H. Chan, "An adiabatic differential logic for lowpower digital systems," *IEEE Trans. Circuits Syst. II*, vol. 46, pp.1245-1250, Sept. 1999.
- [4] T. Indermauer and M. Horowitz, "Evaluation of Charge Recovery Circuits and Adiabatic Switching for Low Power Design," *Technical Digest IEEE Sym. Low Power Electronics, San Diego*, pp. 102-103, Oct. 2002.
- [5] J. G. Koller and W. C. Athas, "Adiabatic switching, low energy computing, and the physics of storing and erasing information," *IEEE Press, in Pmc. Workshop on Physics and Computation, PhysCmp '92*.oct. 1992.
- [6] A. Blotti, S. D. Pascoli, R. Saletti, "Sample Model for positive feedback adiabatic logic power consumption estimation," *Electronics Letters*, Vol. 36, No. 2, pp. 116-118, Jan. 2000.
- [7] E. Amirante, A. B. Stoffi, J. Fischer, G. Iannaccone, and D.S. Landsiedel, "Variations of the power dissipation in adiabatic logic gates," in *Proc. 11th Int. Workshop PATMOS, Yverdon-Les-Bains, Switzerland*, pp. 9.1.1-10, Sept. 2001.
- [8] V.G. Oklobdzija, D. Maksimovic, L. Fengcheng, "Pass-transistor adiabatic logic using single power-clock supply," *IEEE Trans. Circ. Syst. II*, Vol. 44, pp. 842-846, Oct. 1997.
- [9] W. C. Athas, L.J. Svensson, J.G. Koller, N. Tzartzanis, and E. Chou, "Low power digital systems based on adiabatic-switching principles," *IEEE Trans. VLSI Systems*, vol. 2, no. 4, pp. 398-407, Dec. 1994.
- [10] R. T. Hinman and M. F. Schlecht, "Power dissipation measurements on recovered energy logic," in *IEEE Symp. VLSI Circuits Dig. Tech. Papers*, pp. 19-20, June 1994.
- [11] A. Kramer, J. S. Denker, S. C. Avery, A. G. Dickinson, and T. R. Wik, "Adiabatic computing with the 2N-2N2D logic family," in *IEEE Symp. on VLSI Circuits Dig. of Tech. Papers*, pp. 25-26, Jun. 1994.
- [12] J. Fischer, E. Amirante, A. B. Stoffi, and D. S. Landsiedel, "Improving the positive feedback adiabatic logic family," in *Advances in Radio Science*, pp. 221-225, 2004.
- [13] W. C. Athas, J. G. Koller, and L. J. Svensson, "An energy-efficient CMOS line driver using adiabatic switching," *Proc. Fourth Great Lakes Symp. VLSI Design*, pp. 196-199, Mar. 1994.